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Abstract—For future wireless communication systems, full
duplex is seen as a possible solution to the ever present spectrum
shortage. The key aspect to enable In-Band Full Duplex (IBFD)
is sufficient cancellation of the unavoidable Self-Interference (SI).
In this work we evaluate the performance of a low complexity
IBFD transceiver, including the required analog and digital
interference cancellation techniques. The Radio Frequency Self-
Interference Canceler (RFSIC) is based on the isolation of a
circulator in combination with a vector modulator regenerating
the interference signal, to destructively combine it with the
received signal. On the digital side, a Digital Self-Interference
Cancellation (DSIC) algorithm based on non-linear adaptive
filtering is used. With the simplified analog front-end of a
Software Defined Radio (SDR) platform, SI cancellation of 90
dB is achieved with the presence of a received signal.
Index Terms—In-Band Full-Duplex, Self Interference Cancel-
lation
I. INTRODUCTION
Increasing the spectral efficiency is crucial for cellular
systems, especially in the context of spectrum scarcity below
6 GHz. IBFD transceivers represent a mean to achieve this
goal, since the same time-frequency resources are used for
both transmission and reception [1]. Moreover, IBFD provides
a theoretical spectral efficiency gain of up to two, for a
point-to-point link compared to a Frequency Division Duplex
(FDD) system, by increasing the available bandwidth if certain
conditions are met [2]. Compared to a Time Division Duplex
(TDD) system, the number of available time-slots for Up Link
(UL) and Down Link (DL) is increased.
It has been shown in [3] that significant gains are obtained
at the system level, even with limited interference cancellation
capabilities. Even for a system that only achieves 65 dB of
Self-Interference Cancellation (SIC), it is possible to improve
the average downlink and uplink throughput by 21 % and 4.9
% respectively. This performance improvement increases to
69 % and 81 % for 85 dB of cancellation.
The main challenge of IBFD is the cancellation of the SI
resulting from the transmit signal and leaking into the receiver
front-end. Since the difference between the SI and the received
signal could easily exceed 90 dB, several stages are required
to reduce the SI power.
Firstly, different antenna concepts can reduce the SI power.
High isolation can be provided either by using a circulator
with well adapted antennas or dual-polarized antennas for
transmission and reception [4]. Utilizing the former solu-
tion assumes channel reciprocity in point to point scenarios,
whereas the latter addresses distinctive users with different
channels [5].
Secondly, to avoid saturation of the Low Noise Amplifier
(LNA), it is important to add a RFSIC that attenuates the
SI at the receiver’s front-end. This is usually achieved by a
combination of passive and/or active techniques [6][7]. The
latter aims at regenerating the SI signal and then destructively
combining it with the actual received signal. On the other
hand, the passive techniques are generally based on filtering
(narrow or broadband) of the transmitted signal before sub-
tracting it from the remaining received signal.
After the RFSIC, the residual signal is mixed to the analog
baseband and then digitalized. It is important that the dynamic
range of the Analog to Digital Converter (ADC) covers the
superposition of the SI and the Signal of Interest (SoI).
Moreover, the RFSIC should not add non-coherent noise that
cannot be removed throughout the SIC process. Moving to
the DSIC, its objective is to cancel the remaining SI down
to the system’s noise floor. Therefore, it is necessary to
properly cancel the remaining linear as well as the nonlinear
components of the SI signal.
It was shown in [8] that a 110 dB SIC level was reached
over an 80 MHz bandwidth at 2.4 GHz. Nevertheless, this
solution includes a complex and expensive 16-tap Radio
Frequency (RF) filter. The setup in [9] considered a relatively
small bandwidth of 625 kHz, but provided up to 100 dB of self
interference cancellation, including 41 dB of antenna isolation
by using separate Tx and Rx antennas.
The objective of this work is to reach an acceptable SIC
level, with a less complex solution. For this setup, a classical
SDR radio is used with only 12 bits resolution for both the
Digital to Analog Converter (DAC) and the ADC. In contrast
to previous work, the investigation was extended to cover the
presence of a received SoI.
The paper is organized as follows. In Section II, the design
of the implemented RFSIC along with the algorithm of
the DSIC are presented. Additionally, the system setup and
the evaluation results are discussed in Section III. Finally,
conclusion of the work is summarized in Section IV.
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Fig. 1. Full duplex transceiver system diagram.
II. FULL DUPLEX TRANSCEIVER DESIGN
A. System Model
The system model investigated throughout this work is
shown in Figure 1. The generated baseband signal denoted
by first propagates through the transmitter’s front-end,
resulting in the analog signal at the Power Amplifier (PA)
output PA . Afterwards, the signal passes via a directional
coupler to the circulator for transmission and the coupled
signal goes towards the RFSIC function. The received signal
denoted by , includes the SoI along with the SI signal.
After the RFSIC process, the signal LNA denotes the input
to the LNA. This signal is then processed by the receiver,
resulting in the digital baseband signal SoI BB which
incorporates the residual linear and nonlinear SI BB , and
the received SoI SoI . The DSIC block is then utilized to
compute an estimate of the SI signal denoted by BB which
is subtracted from the actual SI signal resulting in the residual
signal after the digital cancellation stage.
B. Radio Frequency Self-Interference Cancellation
The RFSIC spans three main requirements; considerable
SI reduction, low noise addition and stable signal tracking.
The first requirement aims at avoiding the saturation of the
receiver’s front-end, especially the ADC [10]. Accordingly,
the receiver gain needs to be adapted to the smaller received
signal’s power. In this paper, the usage of the circulator was
employed as a solution to this aspect. The second important
requirement addresses the added noise by the RFSIC. If
the RFSIC introduces additive non-coherent noise, its digital
subtraction will be impossible, due to the random nature of
the noise. The last requirement targets the oscillations existing
in the hardware circuit. The last requirement targets a stable
SI signal tracking capability. The RFSIC has a capacity to
follow the SI evolution in time, however, it should change
slowly to allow the digital canceler to converge. Moreover,any
power supply harmonics that induces fast oscillations at the
RF canceler must be perfectly filtered. Globally, the RFSIC
must reduce the SI in order to use the receiver gain in the
correct setting and not degrade the receiver’s noise figure.
Without the RFSIC, the SI received at the LNA’s input can
be modeled as
LNA PA LNA (1)
The terms PA correspond to the multi-path com-
ponents coming from the PA and going towards the LNA. It
consists of circulator leakage, antenna return loss and over the
air scattered wave close to the antenna [11]. The second term
LNA corresponds to the two way traveling wave
due to the return loss of the receiver and the transmitter. It
is observed that LNA PA due to the
adopted transceiver’s architecture. However, the second term
is not negligible if 100 dB of cancellation is considered, as it
provides room for further enhancement when modeled.
In order to reduce the SI, the RF canceler through this
paper is proposed to be added between the output of the PA
and the input of the LNA. Additionally, a directional coupler
is inserted at the output of the PA to capture the transmitted
signal. This signal is then delayed with a fixed delay and
afterwards attenuated and rotated by a vector modulator. The
vector modulator’s output is then injected via another directive
coupler before the LNA. Due to the limited directivity of the
couplers or its return loss, other undesired signals are injected
in the RF canceler. It is important to note that directive
couplers induce loss on the direct path which reduce the
transmitted power on the Tx side, and degrade the noise figure
on the Rx side. To combat this drawback, high directivity
couplers are advised. To avoid the usage of an active amplifier
in the RFSIC path, the overall minimum loss on the RFSIC
must be lower than the antenna system isolation.
With an active amplifier in the RFSIC working in the linear
zone, the SI signal received at the LNA can be modeled as
LNA PA LNA
(2)
where models the noise generated when the RFSIC is
added. The vector modulator is controlled in order to reduce
the overall received power. It can be observed that with one
fixed delay and one variable complex path, it is impossible to
cancel all the leakage paths present in the initial configuration.
Nevertheless, when the delay is tuned accordingly and the
vector modulator is correctly set, the stronger leakage paths
can be mitigated. It is worth mentioning that if the RFSIC
works in the nonlinear zone, the previous model needs to
be upgraded, taking into account the added nonlinear effect.
Finally, the analog signal LNA is frequency down converted
and then A/D converted. Through the coming part, the DSIC’s
design will be presented.
C. Digital Self-Interference Cancellation
The main objective of the digital cancellation is to cancel
the residual SI after the analog cancellation. This includes the
nonlinear components, in particular the remaining nonlinear-
ities added by the RFSIC and the circulator [8].
Throughout this work, a nonlinear adaptive digital can-
cellation solution based on the work in [12], utilizing the
transversal recursive least squares is adopted. A pre-adaptation
orthogonalization based on the Cholesky decomposition is
carried out to further enhance the adaptation process.
A proper modeling of the SI signal affects the system design
and performance. Inspired by [8] and [13], the overall SI
baseband signal can be modeled using a parallel Hammerstein
model
BB
(3)
where depicts the memory depth of the model and is the
nonlinearity order. The symbol represent the th order
channel coefficients of the effective SI channel and
denotes the nonlinear basis function of the baseband signal
.
The signal after the DSIC depends on the SI channel
coefficients , the received signal of interest SoI and
the existent Additive White Gaussian Noise (AWGN) in the
receiver as follows
SoI
SoI
Residual SI
(4)
The main target is to provide an accurate, fast and low-
complex estimation of the SI channel coefficients in order
to regenerate the SI signal.
Since nonlinear basis functions are generated for every
incoming sample, the basis functions across different nonlin-
earity orders are highly correlated and have different vari-
ance. Thus, a slow convergence and a degraded cancellation
performance can be observed while estimating the SI effec-
tive channel coefficients. Consequently, an orthogonalization
of the basis functions before the coefficients estimation is
required [13]. The covariance matrix of the basis functions
across sufficiently large number of samples can be computed
as
H (5)
where is the expectation operation. The vector
T represents the instantaneous basis
functions of the -th sample. A transformation of the basis
function is carried out via a whitening transformation matrix
based on the Cholesky decomposition
H
(6)
where is a lower triangular matrix with positive diagonal
entries. The orthogonalized basis functions are computed
as
(7)
In order to simplify the notation of the signal model in (4), it
can be reformulated such that the data vector for the previous
samples are included as
T T T T (8)
where is the input complex data vector. Applying the
same notation to the estimated SI channel coefficients
can get
T
(9)
where are the SI channel coefficient to be estimated.
From plugging (8) and (9) into (4), the residual signal after
the DSIC can be reformulated to
H (10)
The proposed algorithm in this work is based on the
Recursive Least Squares (RLS) algorithm combined with
complexity reduction techniques. Inspired by the work in [14],
the summary of the proposed exponentially weighted RLS
algorithm is presented in Table I.
In the initialization step residual vector is set to the
covariance vector . The correlation matrix is set to
an equalization matrix , where is an identity
matrix of dimension . The parameter is chosen
based on the Signal-to-Noise-Ratio (SNR) as
[15]. The parameter is the forgetting factor and is chosen
as .
The first step represents the update of the correlation matrix
for each incoming sample. Originally, the update should
consider all the coming input data vector . Nevertheless,
following the stationarity assumption of the input data, only
the first components of the data vector are sufficient to
reconstruct the complete correlation matrix. Those com-
ponents are fully captured in . The notation
stands for the first rows of the correlation matrix. Thus, by
exploiting the transversal structure of the input data vector, a
reduction in the computational complexity is achieved.
An efficient solution should be utilized to solve step 4,
which constitutes the complexity bottleneck of the algorithm.
TABLE I
EXPONENTIALLY RECURSIVE LEAST MEAN SQUARES ALGORITHM
Step Computation real real
Initialization:
while transmitting - -
1 H
2 BB
H
3
4
5 -
Total: :
Total :
- -
This step results in computing the coefficients update step
along with the residual vector . The symbols
and stand for the complexity of real multiplications and
additions of step 4. The focus has been directed through-
out this work towards the Dichotomous Coordinate Descent
(DCD) algorithm due to its low complexity advantage [16]. It
has been shown that the maximum number of additions
required is upper bounded by and
the number of multiplications is zero.
III. SYSTEM EVALUATION
A. Platform Overview
The test bench presented in this section allows the per-
formance evaluation of the RFSIC and the DSIC on real
signal with the presence of an external received signal. A
block diagram illustrating the designed test bench is shown in
Figure 2. A PC running Matlab is connected to a digital board
that supports simultaneous Tx/Rx data flows. The digital
board is connected to a SDR ARRadio board. This RF board
includes an AD9361 SDR chip from Analog Devices as the
RF transceiver. It supports the converters (ADC/DAC), the
frequency conversion (up/down) as well as a driver amplifier
and a LNA. The output RF signal is then connected to an
additional PA and the RFSIC board. As presented earlier, we
consider the circulator solution, where the antenna has only
one input/output port. The antenna is replaced by a static
passive emulator circuit which emulates the reflection seen
on an antenna port.
At the system level, we consider that the circulator belongs
to the antenna sub-system. We recall that in IBFD system
consideration, two options are possible depending on the sce-
nario; either one single-port antenna with a circulator, or a two
port antenna addressing two antenna patterns (one for Tx, one
for Rx). Two separate antennas falls into the same scenario
as a two port antenna. Throughout the following subsection,
the specific elements of the test setup are presented.
1) Antenna emulation with circulator: The usage of an
antenna emulation circuit represents an alternative to a real
antenna. Such a choice was motivated by the avoidance
of the uncertainty caused by the time-varying environment,
reflections and changing channel propagation, which would
increase the complexity of the system debugging. The antenna
emulation circuit is an RF passive circuit which is constant
over time and has a known return loss. This solution is a
first step to investigate the different interference cancellation
stages. The time varying reflections with a real antenna will
be studied in a second step.
Figure 3 presents the RF leakage due to the combination of
the circulator and the antenna emulation circuit. The circulator
leakage with antenna emulation is approximately -20 dB at
the center frequency of 900 MHz and varies about 1 dB across
a bandwidth of 20 MHz. Additional time varying RF leakage
would originate from other interference such as power supply
coupling, active circuit coupling and the internal components
of the SDR chip.
2) RFSIC board: The RF canceler board connects the RF
transceiver board on one side and the circulator on the other
side. Inside the RFSIC, a sample of the Tx signal is vector-
modulated, delayed and amplified, before being added to the
Rx signal. The vector-modulator is controlled by two analog
voltages of the digital board.
3) Transceiver board: The RF transceiver board is based
on the ARRAdio board. It embeds an AD9361 SDR chip [17].
A PA is added to increase the transmitted power to 20 dBm.
Due to the wide-band capability of the SDR Integrated Circuit
(IC), external band filters are necessary to prevent aliasing.
As the AD9361 has a good noise figure, no external LNA is
required.
4) Digital Board: The digital board controls the configu-
ration of the AD9361; especially the Phase Lock Loop (PLL)
and the transmitter and receiver gain. It is able to send the
IQ data to the transceiver board and synchronously receive
the IQ data of the received signal from the transceiver board.
This board has been designed to support simultaneously Filter
Bank Multi-Carrier (FBMC) transmission and reception and
has the additional capacity to manage IBFD. The digital board
is also able to generate two DC voltages to control the RFSIC.
A Graphic User Interface (GUI) running on the PC allows
to activate different SI cancelers for the IBFD modes (i.e.
time-frequency synchronized samples generation and acquisi-
tion). The data has up to 12 bits resolution for IQ data. In this
paper, we will focus on tests in the 900 MHz frequency band.
The RF bandwidth is set to 56 MHz and the sample rate is set
to 61.44 MHz. In this configuration, the chip works in FDD
mode but the Tx Local Oscillator (LO) and the Rx LO are set
to the same frequency. It is also assumed that the transmission
and reception are synchronized in time.
B. Results
1) RFSIC performance: This first showcase presents the
RFSIC performance. Figure 4 shows the Power Spectrum
Density (PSD) measured by a FSW signal analyzer of the
transmitted signal over multiple stages against the relative
frequency in MHz. It is observed the RFSIC’s effect and that
with the proposed solution, a value of 36 dB of cancellation
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Fig. 2. System setup incorporating passive cancellation, RFSIC and DSIC.
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Fig. 4. SIC performance of the IBFD transceiver with RFSIC only.
was realized. Two other signals are measured (noise floor
of the RFSIC in black, noise floor of the signal analyzer
in yellow) to indicate the cancellation limits imposed by the
employed hardware components.
2) DSIC performance: This analysis was focused on the
DSIC standalone case, where the RFSIC was switched off. In
Figure 5, the SI signal over the different stages is shown. In
Relative frequency [MHz]
PA output SI DSIC in SI DSIC out
Noise floor
Fig. 5. SIC performance of the IBFD transceiver with DSIC only and an
attenuated transmitted signal.
order to prevent the saturation of the receiver front-end, the
transmitted signal was attenuated properly as denoted by the
DSIC input in the mentioned figure. In this test, the DSIC
target is to cancel the linear and nonlinear components of the
transmit signal. For the case after the DSIC, it is observed
that not all interference can be canceled with the chosen
configuration. Two reasons for this behavior are possible,
either this remaining interference has a random source, or it
is not covered by our signal model used for the cancellation.
Due to the imperfections of the used receiver, the noise floor
(in black) is not flat in the frequency domain.
3) Combined performance with receive signal: The final
performance showcase is presented in Figure 6, where a SoI
is received simultaneously while transmitting a signal. To
illustrate the reception of the signal, we reduced the bandwidth
of the signal transmitted from the signal generator to 10 MHz.
The SI is illustrated over the multiple cancellation stages.
The RFSIC performance follows that of Figure 4, whereas
after the DSIC is now dominated by the SoI. This proofs
Relative frequency [MHz]
PA output RFSIC out DSIC out
SoI Noise floor
Fig. 6. SIC performance of the IBFD transceiver (RFSIC and DSIC) with
received signal of interest.
TABLE II
CANCELLATION PERFORMANCE.
Power [dBm] Cancellation [dB]
Transmit signal after PA 20 -
SI after circulator -1 21
SI after RFSIC -37 36
SI after DSIC -71 34
total cancellation - 91
the system’s capability to cancel the SI considerably. Such
cancellation performance enables the success reception of
the SoI regardless of the large power disparity between the
transmitted signal and the SoI. A final summary of the
achieved cancellation values is presented in Table II, where a
total of 91 dB cancellation was realized.
IV. CONCLUSION
This work presented an IBFD architecture based on a
SDR-RF transceiver. The simple, digitally controlled RFSIC
consists of a fixed delay and a vector modulator. A single
antenna is used for transmission and reception in the inves-
tigated setup. The proposed solution for the DSIC is based
on the exponentially weighted transversal RLS-DCD with
a pre-orthogonalization stage of the nonlinear basis compo-
nents. This solution was motivated by a good cancellation
performance along with a low-complexity target for the digital
canceler. The system’s evaluation illustrates the effectiveness
of the proposed cancellation solutions for both the RFSIC and
the DSIC. The system setup was further extended to include
a received SoI to emulate practical scenarios of full duplex
systems deployment.
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